

Ramgarhia Polytechnic College,
Phagwara



Computer Science Engineering
Department

Head of Department:	Er. Poonam Rana
Name of the Faculty:	Er. Simranjit Singh Kahlon
Discipline:	CSE
Semester:	3 rd
Subject:	Digital Electronics
Lesson Plan Duration:	16 Weeks














RATIONALE

This course has been designed to make the students know about the fundamental principles of digital electronics and gain familiarity with the available IC chips. This subject aims to give a background in the broad field of digital systems design and microprocessors.

LEARNING OUTCOMES

After undergoing the subject, student will be able to:

- CO1. Verify and interpret truth tables for all logic gates.
- CO2. Realize all logic functions with NAND and NOR gates.
- CO3. Design half adder and full adder circuit.
- CO4. Demonstrate and design 4-bit adder, 2's complement subtractor.
- CO5. Verify and interpret truth tables for all flip flops.
- CO6. Verify and interpret truth tables of multiplexer, de-multiplexer, encoder and decoder ICs.
- CO7. Design a four bit ring counter and verify its operation.
- CO8. Design 4-bit SISO, PISO, SIPO, PIPO shift registers.

PO 	PO1	PO2	PO3	PO4	PO5	PO6	PO7
CO 							
CO1							
CO2							
CO3							
CO4							
CO5							
CO6							
CO7							
CO8							

Syllabus

Units	Details	Hours
1.	Introduction a) Distinction between analog and digital signal. b) Applications and advantages of digital signals	(02 hrs)
2.	Number System a) Binary, octal and hexadecimal number system: conversion from decimal and hexadecimal to binary and vice-versa. b) Binary addition, subtraction, multiplication and division including binary points. Sign magnitude method of representation, 1's and 2's complement method of addition/subtraction, floating point representation	(04 hrs)
3.	Codes and Parity a) Concept of code, weighted and non-weighted codes, examples of BCD, excess-3 and Gray code. b) Concept of parity, single and double parity and error detection and correction (Hamming code) c) Alpha numeric codes: ASCII, EBCDIC and Unicode.	(04 hrs)
4.	Logic Gates and Families a) Concept of negative and positive logic b) Definition, symbols and truth tables of gates. Construction of NOT, AND and OR gates from NAND and NOR gates (universal gates). (c) Introduction to TTL and CMOS logic families and their sub classification	(07 hrs)
5.	Logic Simplification a) Postulates of Boolean algebra, De Morgan's Theorems. Various identities. Formulation of truth table and Boolean equation for simple problem. Implementation of Boolean (logic) equation with gates b) Karnaugh map (upto 4 variables) and simple application in developing combinational logic circuits	(06 hrs)
6.	Arithmetic circuits a) Half adder and Full adder circuit, design and implementation. b) Half and Full subtracter circuit, design and implementation. c) 4 bit adder/subtractor. d) Adder and Subtractor IC (7484) e) 2-bit comparator	(06 hrs)
7.	Decoders, Multiplexers and De-Multiplexers (06 hrs) a) Basic functions and block diagram of Encoders and decoders. b) Basic functions and block diagram of Multiplexers and De-Multiplexers. Different types and ICs. c) Four bit decoder circuits for 7 segment display and decoder/driver ICs.	(06 hrs)

8.	<p>Latches and flip flops</p> <p>a) Concept and types of latch with their working and applications</p> <p>b) Operation using waveforms and truth tables of RS, T, D, JK and Master/Slave JK flip flops.</p> <p>c) Difference between a latch and a flip flop</p> <p>d) Flip flop ICs</p>	(06 hrs)
9.	<p>Shift Register</p> <p>Introduction and basic concepts including shift left and shift right.</p> <p>a) Serial in parallel out, serial in serial out, parallel in serial out, parallel in parallel out.</p> <p>b) Universal shift register</p> <p>c) Buffer register, Tristate Buffer register</p> <p>d) IC 7495</p>	(07 hrs)
10.	<p>Counters</p> <p>a) Introduction to Asynchronous and Synchronous counters</p> <p>b) Binary up/down counters (upto MOD-8)</p> <p>c) Decade counter.</p> <p>d) Pre settable and programmable counters</p> <p>e) Ring counter with timing diagram</p> <p>f) Counter ICs</p>	(08 hrs)
11.	<p>Analog to Digital and Digital to Analog Converters</p> <p>a) Working principle of A/D and D/A converters</p> <p>b) Detail study of :</p> <ul style="list-style-type: none"> ➤ Binary Weighted D/A converter ➤ R/2R ladder D/A converter ❖ Brief idea about different techniques of A/D conversion and study of : ➤ Stair step Ramp A/D converter ➤ Dual Slope A/D converter ➤ Successive Approximation A/D Converter ❖ Performance characteristics of A/D and D/A converter. ❖ Applications of A/D and D/A converter. 	(08 hrs)

Reference Books:

1. Digital Electronics and Applications by Malvino Leach, Tata McGraw Hill Education Pvt Ltd, New Delhi.
2. Digital Logic Designs by Morris Mano, Prentice Hall of India, New Delhi

3. Digital Circuits and Design by DP Kothari and JS Dhillon, Pearson Publication, New Delhi
4. Digital Electronics by Soumitra Kumar Mandal, Tata McGraw Hill Education Pvt Ltd.
5. Digital Electronics by Tokheim, Tata McGraw Hill Education Pvt Ltd.
6. Digital Fundamentals by Thomas Floyds, Universal Book Stall
7. Digital Electronics by RP Jain, Tata McGraw Hill Education Pvt Ltd, New Delhi
8. Digital Electronics by KS Jamwal, Dhanpat Rai and Co., New Delhi

Delivery/Instructional Methodologies

Sr.No.	Description
1.	Chalk and Talk
2.	PowerPoint Presentation

Assessment Methodologies

Sr. No.	Description	Type
1.	Student Assignment	Direct
2.	Test	Direct
3.	Board Examination	Direct
4.	Student Feedback	Direct

Gaps in the syllabus - to meet industry/profession requirements

S.NO.	DESCRIPTION	PROPOSED ACTIONS	PO MAPPING
	N/A	N/A	N/A

Topics beyond syllabus/advanced topics

Units	Details	Hours
N/A	N/A	N/A

Web Source References

Sr. No.	URL
1.	https://nptel.ac.in/

Lesson Plan

Week	Theory		Practical	
	Lecture Day		Practical Day	
1 st	1 st	Distinction between analog and digital signals	1.	Verification and interpretation of truth tables for AND, OR, NOT NAND, NOR and Exclusive OR (EXOR) and Exclusive NOR(EXNOR) gates
	2 nd	Applications and advantages of digital signals		
	3 rd	Binary, Octal and hexadecimal number system: conversion from decimal and hexadecimal to binary		
	4 th	Vice-versa conversions.		
2 nd	5 th	Binary addition, subtraction, division	2.	Realisation of logic functions with the help of NAND or NOR gates
	6 th	1's and 2's complement method of addition/ subtraction, floating point		

		representation.		
	7 th	Concept of code, weighted and non weighted codes,BCD, EXCESS-3 AND GRAY CODE		
	8 th	Concept of parity,single and double parity and error detection and correction(Hamming Code)		
3 rd	9 th		3.	Design of a NOR gate latch and verification of its operation
	10 th	Alpha numeric codes ASCII,EBCDIC		
	11 th	Concept of negative and positive logic		
	12 th			
4 th	13 th	Definition , Symbol and truth tables of logic gates. NOT, AND AND OR gate from NAND and NOR gates	4.	- To design a half adder using XOR and NAND gates and verification of its operation - Construction of a full adder circuit using XOR and NAND gates and verify its operation
	14 th			
	15 th			
	16 th	Introduction to TTL and CMOS logic families and their sub classifications.		
5 th	17 th		5.	To design 4 bit adder, 2's complement subtractor circuit using an 4 bit adder IC and an XOR IC and verify the operation of the circuit.
	18 th	Postulates of Boolean algebra, De morgan's theorems		
	19 th	Various identities formulation of truth table and Boolean equation for simple problem.		
	20 th			
6 th	21 st	Implementation of Boolean equations with gates	6.	To design a NOR Gate Latch and verification of its operation

	22 nd	Karnaugh map and simple application in developing combinational logic circuits		
	23 rd			
	24 th		1st Sessional Test (Tentative)	
7 th	25 th	Half adder and full adder circuit design and implementation	7.	Verification of truth table for positive edge triggered, negative edge triggered, level triggered IC flip-flops (At least one IC each of D latch , D flip-flop, JK flip-flops).
	26 th	Half and full subtractor circuit design and implementation		
	27 th	4 bit adder and subtractor		
	28 th	Adder and subtractor IC(7484)		
8 th	29 th	2-bit comparator	8.	Verification of truth table for encoder and decoder ICs, Mux and DeMux
	30 th	REVISION		
	31 st	Basic function and block diagram of encoders and decoders		
	32 nd			
9 th	33 rd	Basic functions and block diagram of multiplexers and demultiplexers. Different types of IC's	9.	To design a 4 bit SISO, SIPO, PISO, PIPO shift registers using JK/D flip flops and verification of their operation.
	34 th			
	35 th	Four bit decoder circuits for seven segment display and decoder/driver IC's		
	36 th			
10 th	37 th	Concept and types of latch with their working and applications	10.	To design a 4 bit SISO, SIPO, PISO, PIPO shift registers using JK/D flip flops and verification of their operation.

10 th	38 th	Operation using waveforms and truth tables of RS,T,D,JK AND MASTER /SLAVE JK Flip Flops			
	39 th				
	40 th				
11 th	41 st	Difference between latch and a flip flop	11.	To design a 4 bit ring counter and verify its operation.	
	42 nd	Flip flop Ic's			
	43 rd				
	44 th	SISO,SIPO shift registers			
12 th	45 th	PTM	12.	REVISION/VIVA VOICE	
	46 th	2nd Sessional Test (Tentative)			
	47 th	PISO,PIPO shift registers, Universal shift register			
	48 th	Buffer register, Tristate Buffer register			
13 th	49 th	IC7495	13.	Asynchronous Counter ICs Verification of truth table for any one universal shift register IC Use of IC 7490 or equivalent TTL (a) divide by 2 (b) divide by 10 Counter	
	50 th				
	51 st				Introduction to Asynchronous and synchronous counters
	52 nd				Binary up/down counters

14 th	53 rd	Decade counters	14	Use of IC 7493 or equivalent TTL (a) divide by 2 (b) divide by 8 (c) divide by 16 counter
	54 th	Pre settable and programmable counters		
	55 th	Ring counter with timing diagram		
	56 th	Counters IC'S		
15 th	57 th	Working principle of A/D and D/a converters	15.	Practical performance TEST
	58 th	Binary weighted D/A converter and R/2R ladder D/A converter		
	59 th	Stair step ramp A/D converter, dual slope A/D converter, successive approximation A/D converter		
	60 th			
16 th	61 st	Performance characteristics of A/D and D/A converters.	16.	Practical performance TEST
	62 nd	Applications of A/D and D/A converters		
	63 rd	PTM		
	64 th	3rd Sessional Test (Tentative)		